This paper introduces a bandpass sigma-delta converter which incorporates bandpass sampling, and which can therefore be clocked at frequencies well below the centre frequency of the input. The device is very efficient in terms of the hardware required. A concise theory of the device is given, and simulations are presented to confirm the theory.
INTRODUCTION
Sigma delta modulators have been in widespread use for some time now. The relaxed analog component requirements of a sigma delta modulator (achieved through low bit counts and oversampling) make it a simple and elegant solution to the problem of analog to digital conversion. The disadvantage of conventional sigma delta modulators is that the sample rate must be many times higher than the highest frequency to be sampled (to achieve a sufficiently high oversampling ratio). This is not a major problem when the signal to be sampled is at baseband, but narrowband, high frequency signals (e.g. radio frequencies), would require extremely high sample rates.
Bandpass sigma delta modulators can digitize a narrowband signal with an oversampling ratio that is related to the bandwidth of the signal, rather than its centre frequency. The bandpass sigma delta modulator generates a low bit count (often single bit) digital stream with the majority of the quantisation noise contained outside of band of interest [l] . While a bandpass sigma delta modulator's performance is related to the ratio of the sampling frequency to the bandwidth of the signal of interest, conventional implementations still use sampling rates that are greater than the highest frequency to be sampled. For very high frequency, low bandwidth signals this creates a problem, as the sample rate will be much higher than would be required if "bandpass sampling" were combined with the modulator. Some previous work [2, 31 has addressed the issue of combining bandpass sampling with bandpass sigma delta modulators. This paper presents an alternative to these techniques, which simplifies the hardware required for implementation. While most of the circuit presented here operates at a low clock speed, a single high speed comparator and latch are required, as is a suitable bandpass filter.
Reduced sample rate sigma delta modulators require filter transfer functions that differ from those of a traditional sigma delta modulator. A technique for deriving these stable transfer functions is also presented.
ARCHITECTURE OF THE REDUCED SAMPLE RATE SIGMA DELTA MODULATOR
The architecture for the "reduced sample rate bandpass sigma delta modulator" proposed in this paper is shown in Fig. 1 . It has the same basic form as that used in all sigma delta modulators (SDMs). The major difference in this new technique is that the sampling rate is made significantly lower than the centre frequency of the (bandpass) input signal. The particular usefulness of this new method is that it can be implemented with essentially the same amount of hardware required for a conventional bandpass SDM. It does not need extra hardware, as do the schemes proposed in [2] and [3] . The linearized model of [4] is typically used to simplify the analysis of SDMs. The quantiser is approximated as a linear noise source, allowing the modulator to be analyzed as a linear circuit. Using the linearized model, the architecture in Fig.1 can be redrawn as shown in Fig. 2 [41. The linearized model drawn in Fig. 2 is applicable to all SDMs. A standard lowpass SDM would use an integrator for H(s), while a bandpass SDM would use a bandpass filter for H(s), with the pass band of the filter corresponding to the frequency band of the (bandpass) input signal. The bandpass SDM proposed in this paper also uses a bandpass filter for H(s), but uses the principle of "bandpass sampling" to operate with a sampling rate which is substantially lower than the centre frequency of the (bandpass) input signal. The bandpass sampling also enables downconversion to occur to some intermediate frequency (IF) with virtually no additional hardware.
SYSTEM ANALYSIS
The frequency response of sub-system, Hl(s), can be expressed as:
where f, is the sampling frequency, f, is the centre frequency of the bandpass input signal, and 6(.) denotes the Dirac delta function. A representative diagram of
narrowband filter, whose precise shape will be discussed more fully in the Section "Simulations"). The linearized model indicates that with no input signal, the frequency domain output will be:
Clearly, H,; (f) is minimized at those frequencies where
is the centre frequency of the (bandpass) input signal. Using the linearized model of Fig. 2 , the frequency domain output signal (in the absence of quantisation noise) will be given by:
where X ( f ) is the frequency domain input signal. (4) can be rearranged to yield:
The above equation relates the signal output to the signal input (neglecting quantisation errors). Ycf, is plotted in Fig. 4 , using the same Hcf, function that was used in 
SIMULATIONS

SETUP
The sigma delta modulator was modeled algorithm written for MATLAB. In the SDM lo using p, a cl rate of 124MHz and a single bit quantiser were used.
A second order bandpass filter, H(s). (which can
an ck be implemented in practice using either a high quality analog filter or a high sampling rate switched capacitor filter) was modeled in simulations as a high sampling rate digital filter whose transfer function, H(z), is:
, .
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H ( z ) = When implemented with a i' delay in the return path, an overall noise transfer function, H&, results:
This is the same as the noise transfer function presented in [ l ] . The centre frequency of this filter (as well as of the bandpass input signal) is f , = 5 12 M H , , which, being higher than the sample rate of f , = I~~M H~, was suitable for the SDM in this paper. The input will be f = 512 -124~1, f o r m = 0,11,+2, ... The particularly useful downconversion will be to the 16MHz region.
downconverted (and upconverted) to
A fourth order filter was also simulated, but this presented a more complicated design problem. By incorporating downconversion into a sigma delta modulator it was found that the fourth order noise transfer function presented in [l] no longer produced a stable modulator. The downconversion process modified the filter's response. The design of a stable filter is discussed further in the next sub-section.
The transfer function of the fourth order filter finally used was: 
Design Method
The pole and zero positions of the loop filter used in a Sigma Delta modulator are critical, as they can lead to an unstable response if poorly chosen. The act of downconverting affects the pole and zero positions of the filter. Because of this, the filter response must be chosen so that it produces a stable design after downconversion has modified its response.
That is, it must be "pre-warped" to give a stable frequency response at the lower sample rate. However it is also necessary to ensure that it maintains its ability to properly band-limit the input. A methodology to satisfy both of these conditions will be given in this section. The methodology described is suitable for a switched capacitor type digital filter, but could easily be extended for a purely analog filter.
The response of a filter (implemented at the higher sample rate) with N,, poles and N, zeroes can be written as: Now, for each value of n in equation (14). there are r possible pole positions that will produce a stable sigma delta modulator. However, only one of these r values will be effective for implementing a practical filter. To be practical, the final filter must band-limit the input at the appropriate frequency. For each value of n in (14) only one of the possible solutions gives rise to such a filter.
Similarly, for each value of n in (15), there exists r possible zero positions, with only one practical solution.
The conditions that must be met to design the filter for the downconverting sigma delta modulator can be summarized by the following three statements: H&) has Np poles satisfying (14) and Nz zeroes satisfying (1 5), such that a stable sigma delta modulator operating at the downconverted frequency results.
HH(z)
has NI, poles and Nz zeroes, located such that it functions as a bandpass filter at the frequency of interest (i.e. at the signal frequency before downconversion). HL(z) has poles PLn (n=1, ..., Np) and zeroes ZLm (m=l, ..., NZ) and "(2) has poles P, (n=I, ..., NP) and zeroes Z, (m=1, ..., NZ) such that:
RESULTS
A signal consisting of a 512 MHz sine wave was fed into the sigma delta modulator with a sampling rate of 124 MHz. The original 512 MHz signal was downconverted to 16 MHz as expected, and the noise was shaped away from 16 MHr. Equation ( 5 ) of [l] may be used to predict the maximum Signal to quantisation Noise Ratio (SNR) achievable for an arbitrary order non-downconverting Sigma Delta modulator. The maximum SNR, (over a bandwidth of I MH;?), for a second order modulator was 53dB and for a fourth order modulator was 68dB. The measured SNRs for the downconverting Sigma Delta modulators (using a 8 192 point Hamming window and FFT) were approximately 51dB (second order) and 67dB (fourth order). These results indicate that there is virtually no performance loss sustained by incorporating downconversion, as long as the loop filter is properly designed. These performance figures are very similar to those of traditional bandpass sigma delta modulators.
The minor difference between the theoretical results and those obtained by simulation is explained by the fact that the theoretical results are the maximum performance possible. One of the criteria (among others) for obtaining maximum performance is that the input peak amplitude be as high as the quantiser output amplitude. A practical modulator can not achieve this, as it will become unstable (as was confirmed during simulation).
CONCLUSION
A modified bandpass sigma delta modulator has been presented that allows the sampling rate to be smaller than the highest frequency in the signal to be sampled. Previously, narrow bandwidth, high frequency signals have required that the sample rate be greater than the highest frequency, even if the desired signal to noise ratio didn't require such a high oversampling ratio.
The processing speed needed for the data stream is greatly reduced, however a fast comparator and latch is still required to implement the quantiser. Also the feedback delay must be tightly controlled, as the response will change dramatically if it is excessive.
